	2	RRI	FROM: present Printing PILLSBURN SELECTION	IDEA, N. S. C. IDEANNEY O DOINNEY WASHING CHOCK ON THE COUNTY OF PAYMENT:	A California de la cali		
		RRW/js	HC TO		Xub S	EXPRESS MAIL SEPRIMENTS	- And the same
	FOR PICKUP OR TRACKING CALL 1-800-222-1811	081	FROM: PLANS FROM: NOW 213 488 7168 PILLSBURY WINTHROP LLP 725 S FIGUEROA ST STE 2800	Acceptage Clerk Julian	The state of the s		
	OR TRA	674.0	213 488 7168 ROP LLP ST STE 2800	Total	COI Ren □)ST)AD	
	CKING GALL	081674:0249726	7168	d Postpoe A Fees	Flat Rate Envelope Postage S A Renum Rocelpt Fee COD Fee Insurance Fee	POST OFFICE TO ADDRESSEE	
	1-800-2	40					
	22-1811	Washington,	Assistant Box Baten	DELIVERY	WANTER OF		
	I WWI	ngton,	SEPRIM LETANT (Batent	ment we stop with the stop of	SERVICI		
	MWW.usps.com		ommis Appli	ndervery to continue and the constitution of t	EE REVER CE GUAR INSURAN	8	
		D. G. 20231	PHONE COMMISSIONER OF Pates Application	malando o	SEE REVERSE SIDE FOR SERVICE GUARANTEE AND LIMITS ON INSURANCE COVERAGE	11 20 00	
	-S#Z=		of P	Looing in the last of the last	E-FOR AND LIN JERAGE		
			tents	nauri o socialini) il			
Ä		L 12	اد .	A CONTROL OF THE CONT			i males
SEST AVAILABLE		34/	7702) 	Customer Co Label 11-F August 20	PECEIVE	D =
ğ				· .		DEC 1 0 200	}
in .					• (OFFICE OF PETITIC	

S.N. NOT ASS (6NE) File No. 0249726 Date I	Assied 1/10/02 By: REW/5
THE DUAL-DOWALN INTERIGENT	XATERRAL WALLEST
(Client Name) INTEL COMPORATION	AMVAGENT.
The Following, due in the U.S. Patent &	Trademark Office was received in the Pate
& Trademark Office on the date stamped hereon: Amendment	Drawings; # of Sheets 4
Preliminary Amendment	Formal Informat
PCT Application Including	Issue Fee Transmittal
Pages Spec Page Abstract Claims	Letter Re
Application for Patent Including	Notice of Appeal
12 Pages Spec. / Page Abstract. 23 Claims	Petition for
Declaration, Affidavit of Oath (2 Page (4))	Advance soft copy order
✓ Assign; Ck. No. <u>802073</u> for \$ 40 -	Ck. Nofor \$
Verified Statement	Certified Copy; # of Doc
Letter of Transmittal	IDS; References
Maintenance Fee Transmittal	1 ASSIGNMENT COVER
Check No. 802072 For \$ 1,130	
Check No For \$	
Check No For \$	
CORTIFICATE OF EXPRESS MAD	<u>.</u>

EZ 860.912 806 US

· · · · · ·	
to the state of th	.1-
and the state of t	1 1- BY: REWIND
no Moiled 1/	10/0k 0, 210VT:
- No 0249726 Date Man	MANAGEME
AST AST CONED FIRE IN THE PROPERTY DESTENDENT DESTENDEN	R.G.
3 N NOT ASS (6NG) File No. 0249726 Date Mailed // Thie: DUAL - DOUGLA LATE (16ENT DUATED) (Cliem Name) NTST COMPORATION) in the U.S. Patent & Tradem	A - Peteni
(Cliem Name) INTEL COMPORATION) (Cliem Name) INTEL COMPORATION) in the U.S. Patent & Tradem	office was received in the
Name) (NTETa Control of Present & Tradem	ark Olike
(Client Name) in the U.S. Patent	and Sheets
The Following, due in the Startped hereon: & Trademark Office on the date startped hereon:	Drawings: # of Sheets 4 Formal Informal
The I office on the date	Formal
Amendment	Leave Fee 4 (20) Million
Amendment Amendment	1 mor Re
Amendment Preliminary Amendment	Name of ADDOM
PCT Application and Abstract Claims	
	and cold cold
	Ck. Nofor \$of Docs.
	Ck. Noof Docs.
127863 of Midavil of Ustil Care 40	Certified Copy:
Application, Affidavit of Oath (2 Page(s)) Declaration, Affidavit of Oath (2 Page(s)) Assign; Ck. No. <u>F02073</u> for S <u>40</u>	IDS: _ References _ ASSIGNMENT COVEX
	1 ACSIGNMENT
Verified Statement	Z Balle
Letter of Transmittal Letter of Transmittal 1/30.	
Maintenance Fee Transmittal Maintenance Fee Transmittal Check No. 802072 For \$ For \$	
- No. 802072	J1046 U.S. PTO
Check No. For \$FOR \$	31,0/044449
	7 -TO / O.Z. Z. Z. Z.
Check No SICOTE OF EXPARISMALL	The state of the s
J COSTIFICATION	The state of the s
	/ 'mm01/10/02
•	//5

RECEIVED

DEC 1 0 2003

OFFICE OF PETITIONS

EZ 860 912 806 US

EL 660912805 US

EXIMESS		POST OFFICE	-			
MAIL	_	TO ADDRESSEE	ָּטָּ		•	-
INITED STATES POSTAL SERVICE®		していてい	j		•	
DRIGIN (POSTAL USE ONLY)	NLY)		DELIVERY (POSTAL USE ONLY)	USE ONLY)		
O ZIP Code	Day of Delivery	Flat Rate Envelope	Delivery Attempt Time		Employee Signature	
	Nex Second		Mo. Day	Na C		
late in		Postage	Delivery Attempt Tr	Time	Employee Signature	
	12 Koog	· •		O AM OPM		
Me. Day Year	Mathan	Return Receipt Fee	Delivery Date Time		Employee Signature	
C	and Day		Mo. Day	AM DPM		٠
Veight	Int'l Alpha Country Code	COD Fee Insurance Fee		VER OF SIGNATURE (Consult Only)! Additions	ddillonal merchandise	ingurance is vo
lbs.			addressee's agent it deliver	li delivery employee judge in	la requestiaci. I wan delivary, lo de made without objeting algorature of addre Agent (if delivary employee judges that article can be tell in secule tocation) a	uning stoneture of ective of in secure location) are
	Acceptance Clerk Initials	Total Postage & Fees	that delivery employee's start	arile constitutes valid	a proof of delivery.	
☐ Westend . □Holiday		€9	NO DELINERY WALK		Out of the second	
USYOMERTUSE ONLY ETHOD OF PAYMENTS						
spress Mel Corporate Acct. No.			Postal Savice Acct. No.			
FROM: PLEASE PRINT	213 488 7168	3 7168	TO: prease priority) энона]	
CALL COCCUPANTS SCHOOL STATE	11 00 001111111		Assistant Commissioner of Patents	Commissi	Coner of Pa	atents

lads Label Label Loss 2000

ELAGOAJZAOGUS

34/:1000

F02

Box Patent Application Washington, D.C. 20231

PECEIVED


DEC 1 0 2003

OFFICE OF PETITIONS

FOR PICKUP OR TRACKING CALL 1-800-222-1811

081674.0249726


RRW/js



"80 20 7 2 11 11 12 10 00 3 5 Bt. 14 9 3 11 5 12 5 2 11

	21020	がある。 では、 では、 では、 では、 では、 では、 では、 では、	Assistant Commissioner for Patente		
INVOICE NO.	INVOICE DATE	COMMENTS	INVOICE AMOUNT	DISCOUNT	NET
010902.024972	010902.0249726.FILE 01/09/2002	081674-0249726-Patent Application Filing Fea	1,130.00		1,130.0
		Totals:	\$1,130.00		\$1,130.00
	·				

PECEIVED
DEC 1 0 2003
OFFICE OF PETITIONS



802073" "121000358" 14993" 51222"

NVOICE NO.		NVOIC	INVOICE DATE		COMIN	COMMENTS			NO N	INVOICE AMOUNT	5	DISCOUNT	UNT		NET	
010902.0249726.REC 01/09/2002	6.REC	01/	09/2002	0816744	081674-0249726-Recording Patent Assignment	ecording) Paten	าt Assignn	nent	40.	40.00				4	40.00
							٠.	Totals:		\$40.00	00				\$	\$40.00
		•							· 		· · ·		•			
			•									. •	٠			
												.: <u>.</u>		:		
	•		•						_ ;.		••	 			· · · .	
						٠.					• • •	:	-			Ť: .
						• .										•
										·	·.	:	• •			

RECEIVED
DEC 1 0 2003
OFFICE OF PETITIONS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: HAWKINS, et al.

Group No.: Not yet assigned

Serial No.:

Not yet assigned

Examiner:

Not yet assigned

Filed:

January 10, 2002

For: DUAL-DOMAIN INTELLIGENT PLATFORM MANAGEMENT INTERFACE CONTROLLER

CERTIFICATE OF MAILING VIA U.S. EXPRESS MAIL

Express Mail Label No. EL 860 912 806 US Date of Deposit: January 10, 2002

Box PATENT APPLICATION Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

I hereby certify that the following documents:

- Letter of transmittal <u>X</u>.
- Patent application (22 pages of specification; 23 claims; 1 page of abstract)
- Check in the amount of \$1,130.00 to cover the filing fee and fees for additional claims
- An executed Declaration/Power of Attorney
- An Assignment of the Invention with cover sheet, plus \$40.00 recordation fee
- X X X X X X 4 sheets of formal drawings
- Return postcard

are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service with sufficient postage under 37 CFR 1.10 on the date indicated above and are addressed to:

Box PATENT APPLICATION Assistant Commissioner for Patents Washington, D.C. 20231.

Dated: January 10, 2002

Ramon Navarrete

A THE AMILER ATVIER LYTEM VIAN HAZAFINVIVI ALT HAF

REQUEST FOR FILING NATIONAL PATENT APPLICATION

Under 35 USC 111(a) and Rule 53(b)

Hon. Commissioner of Patents Washington, D.C. 20231

WITH SIGNED DECLARATION

NONPROVISIONAL NON REISSUE NON PCT NAT PHASE PATENT APPLICATION

CEIVED

•	NONT OF	MITIMOL	シニマレン
Sir:			Ueu 1 0 2003
Herewith is the <u>PATENT APPLIC</u> Inventor(s): Pete A. Hawkins and		***************************************	UrricE OF PETITIONS
Title DUAL-DOMAIN INTELLIG	SENT PLATFORM MANAGEMER ER	:	
		Atty. Dkt.: PW 024	9726 P12818 Client Ref
including:		Date: January 10, 2002	Guent Res
· · · · · · · · · · · · · · · · · · ·	ges (only spec. and claims)	•	
		bstract 1 page(s);	23 numbered claims
	sheet(s) Informal;	☑ formal of size:	☐ A4
	Provisional, National or Internation		if info is there and do not
•	g item 5 or 6). (Prior M#	SN)
	ease by inserting before the first l		•
Divisio		Substitute Application (MP	EP 201.09) or.
6(a) National Appln. No.		filed (M#)	
6(b) International Appln. No.	and that International Application		ished under PCT Article 21(2) in
English	and that international Application	I was I was not publ	ising under 1 Of Audio 21(2) in
<u>-</u>	by inserting before the first line	: This application claims the b	enefit of U.S.
Provisional Application	No. 60/, fi	led	·
8. X Attached is an assignment	t and cover sheet. Please return	the recorded assignment to the	undersigned.
9. Prior application is assigned	ed to		
	<u> </u>		
by Assignment recorde		Reel	Frame
	under 35 USC 119(a)-(d)/365(b)) based on filing in	· · · · · · · · · · · · · · · · · · ·
11			(country)
Application No.	Filing Date	Application No.	Filing Date
(1)		(2)	
(3)		(4)	
(5)		(6)	<u> </u>
(7)		(8)	
(9)		See 3 rd page for addi	
12 (No.) Certified c	•	previously filed (date)	
in U.S. Application		filed on	
13. Small entity status →		is claimed (Pre-filing confirm	
13(a). Attached:			ement(s) <u>not essential</u> to make claim
13(D) See NONPUBLICA	TION REQUEST under Rule 213	(a) allached (PA1-200)	•

14. <u>DOMESTIC/INTERNATIONAL</u> priority is claimed under 35 USC 119(e)/120/365(c) based on the following provisional, nonprovisional and/or PCT international application(s):

Application No.	Filing Date	Application No.	Filing Date
(1)		(4)	
(2)		(5)	
(3)		(6)	•

named in the prior application. 16. Attached:	 b)(2) since an inventor is named in the en	
17. Preliminary Amendment:		

THE FOLLOWING FILING FEE IS BASED ON CLAIMS AS FILED LESS ANY ABOVE CANCELLED

	•	• .		Large/Small Entity		Fee Code
18. Basic Filing Fee	,			\$740/\$370	\$740	101/201
19. Total Effective Claims	23	minus 20 =	*3	x \$18/\$9 =	+ 54	103/203
20. Independent Claims	7.	minus 3 =	*4	x \$84/\$42 =	+ 336	102/202
		<u>.</u>		*If answer is zero or less, enter *O*	·	
21. If any proper multiple de (Leave this line blank if this	pendent clair is a reissue a	n (ignore improper) is	s present,	add + \$280/\$140	+0	104/204
22.	·	<u> </u>	TOT	AL FILING FEE ENCLOSED =	\$1130	
23. If "non-English" box 2 is	X'd, add Rul	e 17(k) processing fe	e	+\$130	+0	139
24. If "assignment" box 8 is				+ \$40	+40	581
25. Attached is a Petitio				+ \$130	+0	122
26.				TOTAL FEE ENCLOSED =	\$1170	

Our Deposit Ac	count No. 03-3975	
Our Order No.		0249726
•	C#	M#

CHARGE STATEMENT: The Commissioner is hereby authorized to charge any fee specifically authorized hereafter, or any missing or insufficient fee(s) filed, or asserted to be filed, or which should have been filed herewith or concerning any paper filed hereafter, and which may be required under Rules 16-18 (missing or insufficient fee only) now or hereafter relative to this application and the resulting Official document under Rule 20, or credit any overpayment, to our Account/Order Nos. shown above for which purpose a duplicate copy of this sheet is attached.

This CHARGE STATEMENT does not authorize charge of the issue fee until/unless an issue fee transmittal form is filed.

Pillsbury Winthrop LLP Intellectual Property Group

•	interioridat i roporty oroup			
725 South Figueroa Street, Suite 2800	By Atty: Roger R. Wise	Reg. No.	31204	_
Los Angeles, CA 90017-5406 Tel: (213) 488-7100	sig: John My		Fax: (213) 629-1033	
RRW/jes NOTE: File in duplicate with 2 post of	ard receipts (PAT-103) & attachments		Tel: (213) 488-7584	

APPLICATION FOR UNITED STATES PATENT IN THE NAME OF

PETE A. HAWKINS AND CLYDE S. CLARK

FOR

DUAL-DOMAIN INTELLIGENT PLATFORM MANAGEMENT INTERFACE CONTROLLER

Prepared By:

PILLSBURY WINTHROP LLP 725 South Figueroa Street, Suite 2800 Los Angeles, CA 90017-5406 Telephone (213) 488-7100 Facsimile (213) 629-1033

Attorney Docket No.: 81674-249726

Client Docket No.: P-12818

Express Mail No.: EL 860 912 806 US

TITLE OF THE INVENTION

DUAL-DOMAIN INTELLIGENT PLATFORM MANAGEMENT INTERFACE (IPMI)
CONTROLLER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to control of a computer chassis. More particularly, the present invention relates to handling of system management information in a computer chassis by a dual domain controller acting simultaneously as a satellite management controller and a baseboard management controller.

2. <u>Discussion of the Related Art</u>

Computer management demands are becoming more detailed as the computers themselves become more complex. Currently, computer management architecture is not very intelligent in how the central processing unit (CPU) manages the resources of the computer. Sensors, field-replaceable units, and circuit boards each have a different way of communicating whether or not it is operating within normal and expected parameters. The CPU monitors these devices by continuously polling each device to determine if there is a problem that needs to be reported, or if a device has been added or removed.

The monitoring performed by the CPU keeps the CPU from performing its primary tasks, such as running the operating system and application software. These monitoring requirements greatly impact the CPU performance as the system grows in size and complexity. Also, the monitoring is performed in a proprietary fashion on most existing computers. In addition, computer purchasers desire to have computers that monitor, analyze, and repair themselves.

In response to the problems of decreased CPU performance and the need for 100% computer availability, multiple computer vendors developed the Intelligent Platform Management Interface (IPMI). In addition, the computer vendors use Inter-Integrated Circuit (I²C) as a hardware-level communication layer between different integrated circuit devices within a system to connect the devices with the CPU.

IPMI is an open standard hardware management interface specification that defines how unique devices can all communicate with the CPU. With IPMI, the CPU makes requests and receives information from an IPMI event log through a baseboard management controller (BMC). The devices communicate in a standard way with the IPMI event log and the CPU only asks what has changed in the event log since the last inquiry.

The intelligence of managing the hardware has moved into the IPMI firmware layer. The CPU software layer now communicates in a standard way to the IPMI firmware. The system scalability is increased because the management intelligence is closer to the managed devices.

The IPMI standard includes the following elements: the Intelligent Platform Management Interface, the Intelligent Platform Management Bus (IPMB), the Intelligent Chassis Management Bus (ICMB), the Baseboard Management Controller (BMC), and the Satellite Management Controller (SMC).

The IPMI standard provides a specification for the controller command sets, including command sets for sensors, event logs, and sensor data record access along with the specification for the data formats. The data forms utilized by IPMI include sensor data records, event log entries, and field replaceable unit (FRU) inventory entries.

The IPMB is the I²C based, multi-master bus used for intra-chassis communication between the BMC and "satellite" management controllers (SMC). SMCs are management

BMC. The ICMB is a bus used for chassis-to-chassis communication. The BMC manages the interface between the system management software and the platform management hardware, provides autonomous monitoring, event logging, and recovery control, and serves as a gateway between system management software and the IPMB and ICMB.

In a computer chassis, system management security is an issue if a central BMC is connected to SMCs that reside on computer board sets (CBS). Because there is one central BMC and one central event log, each CBS has access to system information about the other CBSs. Ideally, each CBS should have access to system information about itself without this information being visible to other CBSs, while also providing external system management information to the central BMC.

Compact Peripheral Component Interface, also known as CompactPCI® (specification 2.0, revision 3.0, PCI Industrial Computer Manufacturers Group, published October 1, 1999), IPMI CBSs may be designed for a specific slot type (system, peripheral, or busless) or may be designed to operate in any slot type. Typically, the IPMI controller operates as either a BMC when installed in a system slot or as an SMC when in a peripheral or busless slot. However, the controller may be utilized only in one mode at a time; it cannot operate simultaneously as both a BMC and a SMC. Again, system management security is an issue because the CBS internal system management information is visible to other CBSs.

Accordingly, a need exists for a controller to operate as a BMC and SMC simultaneously in order to separate system management access into multiple domains for greater system management security.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates a computer chassis utilizing Intelligent Platform Management Interface (IPMI) according to an embodiment of the present invention;

Fig. 2 illustrates a computer board set (CBS) architecture according to an embodiment of the present invention;

Fig. 3 illustrates a dual-domain controller according to an embodiment of the present invention; and

Fig. 4 illustrates a flowchart of a method a dual-domain controller utilizes to determine if an event message is utilized by an on-board baseband management controller interface or an on-board satellite management controller interface according to an embodiment of the present invention.

DETAILED DESCRIPTION OF INVENTION

Fig. 1 illustrates a computer chassis 2 utilizing Intelligent Platform Management Interface (IPMI) according to an embodiment of the present invention. A computer may be a web server or file server. A computer may also be an application or control processor as used in telecommunication systems. A computer chassis may be a chassis with one or more computer board sets (CBSs). The computer chassis 2 may include a central baseboard management controller (CBMC) 4, an Intelligent Platform Management Bus (IPMB) 6, a memory board 8, a central processing unit (CPU) 10, shared resources or sensors 11 such as a fan or power supply, and at least one computer board set (CBS) 12 14 16. The CBSs 12 14 16 are configured as dual-domain controllers connected to the computer chassis 2 via a computer chassis board slot. The CBSs 12 14 16 may be connected via a Compact Peripheral Component Interface (CompactPCI) board slot or via other computer bus interface protocols. Illustratively, the board slots may

include a CompactPCI system slot, a CompactPCI peripheral slot, or a compatible node slot.


The CBS may be a computer in itself, an application processor, or the like.

The CBS may be a single board computer installed in one board slot. Alternatively, the CBS may be a plurality of boards connected to each other installed in one board slot. For example, the CBS may be a set of piggybacked boards installed in one board slot. In another embodiment of the invention, the CBS may be a plurality of boards connected to each other and installed in multiple board slots. In even another embodiment of the invention, the CBS may be a device, such as a power supply or fan frame, connected to an integrated circuit board.

The computer chassis 2 is implemented in accordance with the Intelligent Platform

Management Interface (IPMI). IPMI messaging uses a request/response protocol, and IPMI
request messages are commonly referred to as commands. Standardized commands are defined
in the IPMI specification (current version 1.5, revision 1.0, February 21, 2001, by Intel, HewlettPackard, Dell, and NEC). The use of a request/response protocol facilitates the transfer of IPMI
messages over different transports like the IPMB, ICMB, or any well-known system interfaces.
IPMI commands are grouped by functionality. Illustrative command groups include sensor and
event commands; application commands for controller functionality; chassis control and status
commands; bridge commands; storage commands for non-volatile storage access; and firmware
transfer commands. This list is merely illustrative.

Event messages encapsulate key event info like sensor type, event type, event transition, and event generator. Event messages are combined with the sensor data records information to allow for in-depth event analysis and allows the application to identify the entity and field replaceable unit associated with the event along with the sensor.



The heart of the IPMI architecture is the central BMC (CBMC) 4. The CBMC 4 manages the computer chassis 2. The CBMC 4 manages the interface between system management software and the platform management hardware. The CBMC 4 also provides autonomous monitoring, event logging, recovery control, and serves as a gateway between system management software and both the Intelligent Platform Management Bus (IPMB) 6 and the Intelligent Chassis Management Bus (ICMB) 18. The CBMC 2 is connected to a system bus 20 on the computer chassis motherboard through a system interface 22.

In one embodiment of the invention, the interface to connect the CBMC 4 with the system bus 20 is a 8742 keyboard controller-style interface. Alternatively, the system interface 22 may be a server management interface chip or a block transfer interface.



The CBMC 4 may be located on the motherboard of the computer chassis 2.

Alternatively, the CBMC 4 may be installed in the system board slot of the computer chassis 2.

If a CBS with dual-domain controller functionality is installed in the system board slot of the computer chassis 2, it may operate as the CBMC 4 of the computer chassis 2. This example is illustrative; a dual-domain controller may use other factors to determine to operate as the CBMC.

The CBMC 4 may include a centralized, non-volatile storage system as illustrated in Fig.

1. Alternatively, the CMBC 4 may be connected to the non-volatile storage system. The non-volatile storage system may include a central system event log (CSEL) 24, a central sensor data record (CSDR) repository 26, and a baseboard field-replaceable unit (FRU) information module 28.

Event messages from sensor devices or management controllers are transmitted to the CSEL 24 for storage. The CSEL 24 is, for example, a centralized non-volatile storage for time-stamped event messages. Illustratively, the event messages are compact 16-byte event records with the message format tied to the sensor representation and access. The CPU 10 asks the CBMC 4 for system management information updates via the system management software and the CBMC 4 retrieves the system management information from the CSEL 24.

The CSEL 24 is managed by the CBMC 4 and ensures that "post-mortem" logging information is available should a failure occur that disables the computer CPU 10. A set of IPMI commands allows the CSEL 24 to be read and cleared and also for events to be added to the CSEL 24. If an event is to be added to the CSEL 24, it is referred to as an event message and illustratively may be sent to the CBMC 4 via the IPMB 6.

The central SDR repository 26 is, for example, a centralized non-volatile storage for sensor data records. The baseboard FRU information module 28 is, for example, a non-volatile



storage for FRU information regarding the baseboard FRUs. In addition, FRU information may be stored in non-volatile storage located on other devices or modules.

The Intelligent Platform Management Bus (IPMB) 6 is a standardized bus and protocol for extending management control, monitoring, and event delivery within the chassis. The IPMB 6 is routed between major system modules in the computer chassis 2. The IPMB 6 is used for communication to and between management controllers, e.g., CBSs 12 14 16.

The motherboard where the CBMC 4 is located or the CBSs with dual-domain controllers 12 14 16 are located, may include at least one private management bus 30. The private management bus 30 may be used to connect various sensors to the IPMI controllers. The private management bus 30 is private to the specific controller to which it is connected, and therefore, only that controller knows about the private management bus 30. Thus, only the controller has the ability to directly access the sensors on the private management bus. In one embodiment of the invention, the private management bus 30 may be a I²C-based, single master bus.

In one embodiment of the invention, computer chassis shared sensors 11 like fans and power supplies may communicate directly to the central BMC 4 via a private management bus 30. Thus, only the CBMC 4 has the ability to directly access the shared sensors. Before a system utilizes a sensor 11 to gather system performance information, the sensor 11 may need to be initialized. The sensor initialization information is located in the CSDR repository 26. The CBMC 4 directs the CSDR repository 26 to provide the sensor initialization information to the sensor 11 at startup. In another embodiment of the invention, the CBMC 4 directs that sensor initialization information may be provided to CBSs 12 14 16 to initialize the sensors that reside on the CBSs 12 14 16. The sensor information is collected on an ongoing basis under the control of the CBMC 4 as the CBMC monitors the sensors 11 and is stored in the CSEL 24 as an event

message. Illustrative sensor information includes board temperature, system voltages, and fan status.

Baseboard FRU information is also provided to the CBMC 4 and stored in the baseboard FRU storage 28. The FRU information may either be provided via management controllers or serial electrically erasable programmable read-only memories (SEEPROMs) 32. For example, by having a SEEPROM involved, it allows the subsystem not to have a management controller as part of the device. If the FRU information is provided utilizing SEEPROMS 32, the SEEPROMS 32 communicate with the CBMC 4 via a private management bus 34. For example, the SEEPROMS 32 on the system memory board 8 may communicate with the CBMC 4 via the private management bus 34. Illustratively, FRU information includes information such as serial number, part number, model or asset tag. The FRU information may be available at any time, even when the system is powered down, and is independent of system BIOS, the system CPU, the system software or operating system. This arrangement allows information to be retrieved via "out-of-band" interfaces, such as the ICMB 18 and other devices connected to the IPMB 6.

IPMI supports the extension of platform management by connecting additional management controllers within the computer chassis 2 using the IPMB 6, which is routed between major system modules and is used for communication to and between management controllers. In one embodiment of the present invention, management controllers are implemented on computer board sets (CBSs) 12 14 16. The CBSs 12 14 16 are connected to the computer chassis 2 via module slots. Illustratively, the slots conform to the PCI interface or a Peripheral Component Interface Manufacturer's Group (PICMG[®]) 2.16 (specification under development) compliant interface, although other interfaces known in the art are acceptable. Because the CBSs 12 14 16 are located in slots away from the CBMC 4, they are sometimes

referred to as satellite management controllers (SMCs). The system may have one SMC/CBS or multiple SMCs/CBSs.

According to an embodiment of the present invention, each CBS operates simultaneously as both a satellite management controller (SMC), to receive requests from, and to transmit system management information to, the CBMC 4, and as a local baseboard management controller (LBMC), to receive and to distribute CBS system management information internally. An example of CBS system management information is the local CPU temperature, the status of LEDs on the CBS, or whether a specific chip is in operating within proper temperature guidelines. A CBS that operates simultaneously both as a SMC and a LBMC may be referred to as a dual-domain controller.

In one embodiment of the invention, the computer chassis 2 may contain multiple CBSs

12 14 16 operating as dual-domain controllers. In another embodiment of the invention, CBSs

12 14 16 operating as a dual-domain controller may be located in a separate computer chassis 36;

the multiple chassis may be connected by the ICMB 18 and may be controlled by the CBMC 4.

Fig. 2 illustrates a computer board set (CBS) architecture including a dual-domain microcontroller according to an embodiment of the present invention. The CBS 12 may include a dual-domain microcontroller 40, a flash memory device 42, a RAM device 44, a local IPMB 6, a low-pin count (LPC) bus 48, a SMB bus 49, a group of devices/sensors 50 – 53 and a FRU information device 54, a local CPU 55, a North Bridge 56, and a synchronous dynamic random access memory (SDRAM) 57. The North Bridge 56 handles many system operation functions in the CBS 12. In addition, a CBS 12 may also include a South Bridge 58, a PCI bus 59, an Ethernet Controller 60, an Ethernet Multiplexer 61, and a front panel Ethernet access port 62.

access port 62 or the PICMG 2.16 port 63. The South Bridge 58 handles many input/output functions for the CBS 12.


Fig. 3 illustrates a dual-domain microcontroller 40 according to an embodiment of the present invention. The dual domain microcontroller 40 includes a local baseboard management controller (LBMC) interface 70, for transmitting information to the host CPU over the host interface 74 and for collecting information from the sensors 50 - 53, and a SMC interface 72, for transmitting system management information from the CBS 12 to the CBMC 4 over the IPMB 6 and for receiving requests for information from the CBMC 4 over the IPMB 6. The host interface 74 may be a low-pin count (LPC) bus 48. Alternatively, it may be an industry standard architecture (ISA) bus, or any other well-known bus technology utilized to connect components on the CBS 12.

This configuration allows for system management access to be separated into multiple domains for greater system management security. The LBMC interface 70 provides internal system management information to the local CPU 55 and is not involved in providing external system management information to the CBMC 4. The SMC interface is a separate logical entity and provides limited access to the system management features of the CBS. Often the SMC interface only handles event messages, like platform event messages, that are requested by the CBMC 4. Therefore, the LBMC interface 70 and the SMC interface 72 are in separate domains. Other CBSs cannot view the internal first CBS system management information because these other CBSs may only be connected to the first CBS through the SMC interface 72 and the SMC interface 72 has limited access capability, often only responding to event message requests from the CBMC 4.

The SMC interface 72 and the LBMC interface 70 may be implemented in firmware resident on the CBS 12. In one embodiment illustrated in Fig. 2, the SMC interface 72 and LBMC interface 70 may be implemented by and located in the flash memory 42. In another embodiment, the SMC interface 72 and LBMC interface 70 may be located and implemented in an application specific integrated circuit (ASIC) resident on the CBS 12. Alternatively, the SMC interface 72 and the LBMC interface 70 may be hardwired into the CBS 12. Additional locations for the SMC interface 72 and the LBMC interface 70 include read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EPROM), and SEEPROM. The RAM 44, illustrated in Fig. 2, may be used for debugging and operational functions of the dual domain controller.

The SMC interface 72 receives event message requests from the CBMC 4 via the IPMB 6. In an embodiment of the invention where the CBS is located in another computer chassis 36, the SMC interface 72 in the other computer chassis 36 receives event messages from the CBMC 4 via the ICMB 18. The SMC interface 72 accepts the event message request from the CBMC 4, gathers the information from the appropriate device, such as a sensor 11, packages the information in the appropriate transmission format and transmits the event message with the information over the IPMB 6 to the CBMC 4. If the SMC interface 72 is located in another computer chassis 36, the information is sent over the ICMB 18.

The LBMC interface 70 receives input from the local FRU information module 70, a plurality of local sensors 50 – 53 and the non-volatile local system event log (LSEL) 78, as illustrated in Fig. 3. The LBMC interface 70 monitors the local sensors 50 – 53. In an embodiment of the invention, the LSEL 78 is located in the Flash memory 42 as illustrated in



The LBMC interface 70 is connected to sensors 50 – 53 that are resident on the CBS 12 as illustrated by Fig. 3 and Fig. 2 where the LBMC interface 70 is connected with the sensors 50 – 53 located via the SMBus 49. The SMBus 49 is, for example, a two-wire serial bus designed for system management. SMBus may be the private management bus for the controller, as illustrated in Fig. 2, and multiple SMBuses may be located on an CBS 12. Alternatively, the bus may be an I²C bus or any other type of connection suitable for connecting sensors to a controller. The LBMC interface 70 controls the collection of event messages from the plurality of sensors and transfers this information to the LSEL 78 for storage.

The local FRU information module 76 is utilized to store information about the CBS 12, the CBS is the Field Replaceable Unit (FRU) in this case, as illustrated in both Fig. 2 and Fig. 3. Exemplary information includes part numbers, vendor model number, or an asset tag for the CBS 12. In Fig. 3, the dual-domain controller 40 communicates via a 2-wire serial bus (SMBus) to the FRU information module 76. In another embodiment of the invention, the dual-domain controller 40 may communicate via the I²C bus.

As illustrated in Figs. 2 and 3, the LBMC interface 70 of the dual-domain controller 40 may provide internal system management information to the local CPU 55 via the LPC bus 48.

Alternatively, the LBMC interface 70 may provide internal system management information via another local bus technology. In one embodiment of the invention, system management

information may be transmitted from the dual domain controller via LMBC interface 70 along the LPC bus 48 to the South Bridge 58. The South Bridge 58 handles many input/output functions for the CBS 12. Because the system management information is to be sent to the local CPU 55 and not to be output from a input/output device on the CBS 12, the South Bridge 58 transfers the information to the North Bridge 56, which handles many system operation functions for the CBS 12. The North Bridge 56 transmits the requested system management information to the SDRAM 57. The local CPU 55 then accesses the information from the SDRAM 57. The North Bridge 56 may also transmit the requested system management information directly to the local CPU 55.

A CBS 12 may also include the ability for a user to remotely communicate with the dual-domain controller 40. In a computer chassis 02, multiple software applications may have ownership over the CBSs. For example, a CBS may be a database server and the database application program may need to access the database server for system management information, i.e., board health information. As illustrated in Fig. 2, an Ethernet backplane 2.16 (PICMG 2.16 IP Backplane for Compact PCI) connector 63 or a front panel Ethernet connector 62 may be used to remotely communicate with the LBMC interface 70 of the dual-domain controller 40. The user may select which connector is to be utilized to remotely communicate with the LBMC interface 70 by configuring a Ethernet multiplexer 61. The Ethernet channel is established between one of the Ethernet connectors 62, 63 and the Ethernet controller 60. The connection between the dual domain controller 40 and the Ethernet controller 60 may be a SMBus, a I²C bus, or another appropriate connection. Alternatively, the Ethernet controller 60 may communicate via a PCI bus 59 to the South Bridge 58. From the South Bridge 58, the communication may be routed via a LPC bus 48 to the dual-domain controller 40.

Fig. 4 illustrates an event message flow in a CBS 12 with a dual-domain microcontroller 40 according to an embodiment of the present invention. A local event is detected 102 by the LBMC interface 70. For example, the event may be a reading from a sensor 50 – 53 along with an event type. The information is logged 104 into the LSEL 78 under command of the LBMC interface 70. The information is analyzed 106 to determine if a command has been issued by the CBMC 4 to send event messages for that sensor 50 - 53. The command issued by the CBMC 4 may be a "set event receiver" command. A "set event receiver" command is issued by the CBMC 4 in order to instruct the SMC interfaces 72 to send event messages to the CBMC 4. The command specifies a destination to which to send the information, e.g., the CBMC 4, and also specifies the particular event and sensor for which a reading is requested. In one embodiment of the invention, the event message is analyzed 106 to determine if the CBMC 4 has issued a "set event receiver" command to instruct the SMC interface 72 to send the event message to the CBMC 4. If the information is to be sent to the CBMC 4, it may be sent 108 over the IPMB 6 to the CBMC 4.

If the information has not been requested by the CBMC 4 or after the information has been sent over the IPMB 6 to the CBMC 4, the LBMC interface 70 determines 110 if local action is required. An example of local action may be adjusting the local CPU's clock speed based on the temperature. Another example of local action is beeping a speaker when anything being monitored goes out of specification. If local action is required, the LBMC interface 70 may, illustratively, send out 112 an event message with an updated sensor reading to the local CPU 55. If local action is not required, the LBMC interface 70 does not perform any task and the system processes the next event.

The present invention provides a system and method of providing increased security in a computer chassis that are compliant with IPMI. A computer chassis includes a central baseboard management controller, a CPU, and at least one computer board set operating as a management controller. The management controller is a dual-domain controller that operates both as a satellite management controller for the computer chassis and a baseboard management controller for the computer board set. This configuration allows each CBS to access system information about itself without visibility to other CBSs or shared resources, while at the same time providing system management information about each CBS to the central BMC.

While the description above refers to particular embodiments of the present invention, it will be understood that many modifications may be made without departing from the spirit thereof. The accompanying claims are intended to cover such modifications as would fall within the true scope and spirit of the present invention. The presently disclosed embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims, rather than the foregoing description, and all changes that come within the meaning and range of equivalency of the claims are intended to be embraced therein.

WHAT IS CLAIMED IS:

1. A dual-domain microcontroller to communicate secure system management information, comprising:

a satellite management controller to receive a request for system management information and to provide system management information of a computer board set through a bus interface; and

a baseboard management controller to receive the system management information from the computer board set and to transmit the system management information to the computer board set through a computer board set bus interface, wherein the satellite management controller and the baseboard management controller operate simultaneously on the computer board set.

- 2. The dual-domain microcontroller of claim 1, wherein the satellite management controller and the baseboard management controller are both implemented in an application-specific integrated circuit (ASIC) located on the computer board set.
- 3. The dual-domain microcontroller of claim 1, wherein the satellite management module and the baseboard management module are both implemented in a flash memory on the computer board set.
- 4. A computer board set, comprising:

a central processing unit; and

a dual-domain microcontroller operating simultaneously as a satellite management controller to receive a request for system management information and to provide system management information of the computer board sets through a bus interface, and as a local baseboard management controller to receive the system management information

from the computer board set and to provide the system management information to the central processing unit through a computer board set bus interface.

- 5. The computer board set of claim 4, where the bus interface is an Intelligent Chassis Management Bus (ICMB).
- 6. The computer board set of claim 4, wherein the computer board set bus interface is a low-pin count bus.
- 7. The computer board set of claim 4, wherein the computer board set bus interface is an industry standard architecture (ISA) bus.
- 8. A Intelligent Platform Management Interface (IPMI) compliant computer chassis, a comprising:
 - a computer central processing unit; and
 - a computer board set having a dual-domain controller, wherein the dual-domain controller operates as a central baseboard management controller to collect system management information from the IPMI compliant computer chassis and to provide system management to the computer central processing unit through a bus interface.
- 9. The computer chassis of claim 8, wherein the bus interface is an Intelligent Chassis

 Management Bus (ICMB).
- 10. A Intelligent Platform Management Interface (IPMI) compliant computer chassis, comprising:
 - a computer central processing unit; and
 - a central baseboard management controller to monitor the IPMI compliant computer chassis, to make requests for system management information from at least one computer board sets, to receive system management information from the at least one computer

board sets, and to provide the system management information to the computer central processing unit, wherein a computer board set includes a dual-domain controller to operate simultaneously as a satellite management controller to receive a request for the system management information and to provide the system management information of the computer board set through a bus interface to the central baseboard management controller, and as a local baseboard management controller to receive the system management information from the computer board set and to provide the system management information to the computer board set.

- 11. The computer chassis of claim 10, wherein the computer board set is a computer chassis motherboard.
- 12. The computer chassis of claim 10, wherein the computer board sets is installed in a computer chassis system slot.
- 13. The computer chassis of claim 10, wherein the computer board set is installed in a computer chassis expansion slot.
- 14. The computer chassis of claim 13, wherein the computer chassis expansion slot is a computer chassis peripheral slot.
- 15. A network of Intelligent Platform Management Interface (IPMI) complaint computer chassis, comprising:

a first computer chassis including a central baseboard management controller to monitor the IPMI compliant computer chassis, to make requests for system management information from a computer board set, and to receive the system management information from the computer board set; and

a second computer chassis including a computer board set having a dual-domain controller operating simultaneously as a satellite management controller to receive a request for the system management information and to provide the system management information of the computer board set through an Intelligent Chassis Management Bus (ICMB) to the central baseboard management controller, and as local baseboard management controller to receive the system management information from the computer board set, and to provide the system management information to the computer board set, wherein the first computer chassis is connected to the second computer chassis via the ICMB.

- 16. The network of computer chassis of claim 15, wherein the satellite management controller and the baseboard management controller are both implemented in flash memory on the computer board set.
- 17. The network of computer chassis of claim 15, wherein the satellite management controller and the baseboard management controller are both implemented in an application-specific integrated circuit (ASIC) on the computer board set.
- 18. A method of providing secure system management information on a computer board set installed in a computer complaint with Intelligent Platform Management Interface (IPMI), comprising:

detecting a local event;

logging the local event into a local system event log,

analyzing the local event to determine if a command was issued by a central baseboard management controller requesting notification of the local event;

transmitting a local event message over a satellite management controller interface to the central baseboard management controller via an Intelligent Platform Management Bus (IPMB) if the central baseboard management controller requested notification of the local event;

determining if local action is required by a local baseboard management controller due to the local event; and

completing the local action by the local baseboard management controller if the local action is determined to be required.

- 19. The method of providing secure system management information of claim 18, wherein the local event was detected by a sensor.
- 20. The method of providing secure system management information of claim 19, wherein the local event was detected via a private management bus.
- 21. A program code storage device, comprising:

a machine-readable storage medium; and

machine-readable program code, stored on the machine readable storage medium, the machine-readable program code having instructions to

detect a local event;

log the local event into a local system event log;

analyze the local event to determine if a command was issued by a central baseboard management controller requesting notification of the local event;

transmit a local event message over a satellite management controller interface to the central baseboard management controller through an Intelligent Platform Management

Bus (IPMB) if the central baseboard management controller requested notification of the local event;

determine if local action is required by a local baseboard management controller due to the local event; and

complete the requested local action if local action is determined to be required.

- 22. The machine-readable storage section of claim 21, wherein the local event is detected by a sensor.
- 23. The machine-readable storage section of claim 22, wherein the local event is detected by via a private management bus.

ABSTRACT OF THE DISCLOSURE

A computer chassis compliant with the Intelligent Platform Management Interface includes a central baseboard management controller (CBMC) and at least one computer board set. The computer board set includes a microcontroller that operates simultaneously as a satellite management controller to receive system management requests from the CBMC and to provide system management information to the CBMC, and as a local baseboard management controller to receive system management information about the computer board set and to provide the system management information about the computer board set to the computer board set. The computer board set detects a local event and logs the message in a local system event log. The satellite management controller determines if the event was requested by the CBMC, and if it was requested, transmits a corresponding event message to the CBMC. The local baseboard management controller also determines if local action is required and performs the local action if appropriate.

ORIGINAL/SUE	STITUTE/SUI			FOR PATENT APPLICA		FICE	
below) of the sub PLATFORM MAN	riginal, first and ect matter which IAGEMENT INT	sole inventor—only one is claimed and for which ERFACE CONTROLLE	e name is listed b h a patent is sou R	e address and citizenship a below) or an original, first ar ght on the <u>INVENTION EN</u>	int inventor (if plu	xt to my name, an iral names are list AIN INTELLIGEN	ed
		hich (CHECK applicable	BOX(ES)	- V			
	is attached her						
	B. uas filed	on		as U.S. Application No.		• • •	
→ →		as PCT Internationa		No. PCT//	on	<u> </u>	
and (if applicable	to U.S. or PCT a	<u>ipplication)</u> was amende	ed on	<u> </u>		<u>-</u>	
above. I acknowled foreign priority bene Application which d certificate, or PCT to	ge the duty to disc fits under 35 U.S.C esignated at least on ternational Applica	lose all information known to 2. 119(a)-(d) or 365(b) of an one other country than the U	o me to be materia y foreign applicatio Inited States, listed gnee disclosing the	ed specification, including the c i to patentability as defined in 3 m(s) for patent or inventor's cer I below and have also identified e subject matter claimed in this ng date of this application:	7 C.F.R. 1.56. Except a tificate, or 365(a) of any I below any foreign appli	s noted below, I here PCT International cation for patent or I	eby claim nventor's
PRIOR FOREIGH	APPLICATION	(S)		Date first Laid-	Date Patented		
Number	Country	Day/MONTH	/Year Filed	open or Published	or Granted	Priority NOT (Claimed
					:		
Except as noted be PCT international a application is in add defined in 37 C.F.R	low, I hereby claim pplications listed al lition to that disclos	oove or below and, If this is ed in such prior application:	der 35 U.S.C. 119(a continuation-in-p s, I acknowledge th	age, e) or 120 and/or 365(c) of the i art (CIP) application, insofar a le duty to disclose all information ch prior application and the nati	s the subject matter disc on known to me to be ma	losed and claimed in terial to patentability	this .
application:	•			·	•		. *
PRIOR U.S. PRO	VISIONAL, NO	NPROVISIONAL AND/C	OR PCT APPLIC	ATION(S)	<u>Status</u>	Priority NOT (Claimed
Application No.			IONTH/Year File		abandoned, patente		
				-		- · ·	
further that these s	atements were ma	de with the knowledge that	willful false statem	that all statements made on inf ents and the like so made are p ents may jeopardize the validity	unishable by fine or imp	risonment, or both, u	inder
communications ar transact all busines of persons no longe	e to be directed), a in the Patent and ir with their firm an	nd the below-named person Trademark Office connected to act and rely on instructi	ns (of the same add and therewith and wi ions from and com	ons Blvd., McLean, VA 22102, to dress) individually and collective tith the resulting patent, and I ha municate directly with the personted after full disclosure to be r	ely my attorneys to prose ereby authorize them to c en/assignee/attorney/firm	ecute this application delete names/numbe // organization who/v	and to ers below which first
and/or a below atto			•	•	•	•	•
Paul N. Kokulis	16773	Glenn J. Perry	28458	Richard H. Zaitlen	27248 James R	. Thein	31710
Donald J. Bird	25323		30368	Roger R. Wise	31204 Peter La		44855
G. Lloyd Knight	17698	•	24238	Jack S. Barufka	37087 Gene I. S	•	45140
George M. Sirilla	18221	Lynn E. Eccleston	35861	Michael R. Dzwonczyk		C. Calderwood	35468
Kevin E. Joyce	20508	•	34852	Joseph R. Bond	36458 Seth Z. I		40670
George M. Sirilla	18221		32995	Sean Fitzgerald	32027 Naomi C		. 39320
Dale S. Lazar	28872		30793	Leo V. Novakoski		C. Skabrat	36279
Paul E. White, Jr			31361	Mark Seeley		3. Winkle	37474
Alan K. Aldous	31905			Raymond J. Werner	. 34752 .43256		
Jeffrey S. Draeg David J. Kaplan		· · · · · · · · · · · · · · · · · · ·	atz 39973 41199	Calvin E. Wells W. Patrick Bengtsson	43256 - 32456		
	41105 olds 32488			Adam R. Hess	41835		
Thomas C. Reyr Howard A. Skais			33555	-William P. Atkins	38821		*
Charles K. Your				Paul L. Sharer	36004		
Chanco IC 1001	9 05400	7)	72/01	. 30: 5: 0::0! 0!			
·(1) INVENTOR'	S SIGNATURE:	It on	=	Date:	12-11-200	1	
	PETE		A.	HAWKINS			
		First	Middle Inita		Family Name		
Residence	San Luis Obis		I CA		USA		
, .coidciles	Tan Ears Onls		1 57	Sigla/Earaga Causiar		ounts; of Cilicanalia	
		City		State/Foreign Country	U	ountry of Citizenship	
Post Office Add		1593 Tanglewood D	orive, San Luis C	DISPO, CA			
(include Zip Cod	1 - 1	1 02404					
	ie)	93401			<i>l 1 ·</i>	•	•
(2) INVENTOR	- / 	() () () () () () () () () ()	<u> </u>	Datas	12/11/200	21	
(2) INVENTOR'	- / 	() ()		Date:	12/11/200		

PATENT AND TRADEMARK CASES - RULES OF PRACTICE DUTY OF DISCLOSURE

(a) ...Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the [Patent and Trademark] Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability...(b) information is material to patentability when it is not cumulative and (1) it also establishes by itself, or in combination with other information, a prima facie case of unpatentability of a claim or (2) refutes, or is inconsistent with, a position the applicant takes in: (I) Opposing an argument of unpatentability relied on by the Office, or (ii) Asserting an argument of patentability

PATENT LAWS 35 U.S.C.

§102. Conditions for patentability; novelty and loss of right to patent

A person shall be entitled to a patent unless-

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for patent or
- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of the application for patent in the United States, or
- (c) he has abandoned the invention, or
- (d) the invention was first patented or caused to be patented, or was the subject of an inventor's certificate, by the applicant or his legal representatives or assigns in a foreign country prior to the date of the application for patent in this country on an application for patent or inventor's certificate filed more than twelve months* before the filing of the application in the United States, or
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent, or
- (f) he did not himself invent the subject matter sought to be patented, or
- (g) before the applicant's invention thereof the invention was made in this country by another who had not abandoned, suppressed, or concealed it. In determining priority of invention there shall be considered not only the respective dates of conception and reduction to practice of the invention, but also the reasonable diligence of one who was first to conceive and last to reduce to practice, from a time prior to conception by the other.

§103. Condition for patentability; non-obvious subject matter

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made. . . .

(c) Subject matter developed by another person, which qualified as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an

obligation of assignment to the same person.

^{*} Six months for Design Applications (35 U.S.C. 172).

RECORDATION FOR PATENT APPLICATION	IS & PATENTS ONLY				
TO THE ASSISTANT COMMISSIONE F PATENTS AND TRAISIR: PLEASE RECORD THE ATTACHED ORIGINAL DOCUMENT	DEMARKS: IS OR COPY THEREOF.				
NAME OF CONVEYING PARTY(IES) (ASSIGNORS(S)): Pete A. Hawkins signed December 11, 2001	2. Clyde S. Clark signed December 11, 2001				
3.	4.				
5.	6.				
ADDITIONAL NAME(S) OF CONVEYING PARTY(IES) ATTACHE	o. D? □YES ⊠NO				
2. PARTY(IES) (ASSIGNEE(S)) RECEIVING INTEREST:					
NAME: Intel Corporation					
ADDRESS: 2200 Mission college Boulevard, Santa Clara, Californ	nia 95054				
ADDITIONAL NAME(S) & ADDRESS(ES) ATTACHED? YES	⊠NO				
3. NATURE OF CONVEYANCE (DOCUMENT):					
	copies of same Assignment signed by different inventors is one				
document) ☑ASSIGNMENT OF ☑WHOLE ☐PART INTER	REST EXEC. DATE: December 11, 2001				
CHANGE OF NAME VERIFIED TRANSLATION					
SECURITY MERGER OTHER:	er after the				
EXECUTION DATE(S) ON THE DECLARATION IF FILED HERE	WITH: (NOTE: IF DATES ON DECLARATION AND				
ASSIGNMENT DIFFER SEE ATTY!) December 11, 2001	NUTETION -Hb-40 DVEC MNO				
4.5 APPL. NO.(S) OR PAT NO.(S). OTHERS ON ADDITIONAL S A PAT APP NO.(S) M# 1º INVENTOR	B PATENT NO(S) M# 11* INVENTOR				
A: PAT, APP, NO.(S) M# 1st INVENTOR series code/serial no if not in item 1	If not in item 1				
024 9726					
5. Name & Address of Party to Whom Correspondence	6. NUMBER INVOLVED:				
Concerning Document Should be Mailed:	$APPLNS \underline{1} + PATS \underline{0} = TOTAL = \underline{1}$				
Pillsbury Winthrop LLP	7. AMOUNT OF FEE ENCLOSED: (Code 581)				
Intellectual Property Group	ABOVE TOTAL x \$40 = \$40.				
725 South Figueroa Street, Suite 2800	R) · · · · · · · · · · · · · · · · · · ·				
Los Angeles, CA 90017-5406					
5.5ATTY DKT:	8. IF ABOVE FEE IS MISSING OR INADEQUATE CHARGE				
	INSUFFICIENCY TO DEPOSIT ACCOUNT NUMBER: 03-3975				
P 0249726 P12818	UNDER ORDER NO 081674 0249726				
MATTER NO. CLIENT REF.	dup. sheet not required CLIENT NO. MATTER NO.				
To the best of my knowledge and belief, the foregoing information the original document.	ation is true and correct and any attached copy is a true copy of				
	10. Total number of pages including this				
1 1 1 1 1 1 1 1 1 1	cover sheet, attachments and document 3				
Kraik WS	(do not file dup. Cover sheet)				
Signature					
- W. (- · · · ·	•				
Attorney: Roger R. Wise					
Attorney: Roger R. Wise Reg. No. 31204 Atty/Sec: RRW/jes TEL: (213) 488-7584	Date: January 10, 2002 FAX: (213) 629-1033				

TEL: (213) 488-7584 FAX: (213) 629-1033
FILE WITH PTO RETURN RECEIPT (PAT-103A)

Atty. Dkt. 81674-249726 P12818

M# Client Ref.

ASSIGNMENT of U.S. Origin Patent Application (to Corporation) (or Limited Partnership)

WHEREAS, the undersigned, to wit:

Pete A. HAWKINS and	Clyde S. CLARK			·
(hereinafter ASSIGNORS), h	PW 81674-249726	3		
and entitled: DUAL-DOMA	IN INTELLIGENT PLATFOR	RM MANAGEM	ENT INTERFACE CONTROL	LER
for which an application for L	etters Patent of the United S	tates		
	nerewith and is about to be fi	led in the Unite	d States Patent and Tradema	rk Office;
was filed on	, Appln. No.	1		• •
				•

AND WHEREAS Intel Corporation (hereinafter ASSIGNEE), a corporation duly organized and existing under the laws of the State of Delaware and having its principal office and place of business at 2200 Mission College Boulevard, Santa Clara, CA 95054, desires to acquire an interest therein;

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, the said ASSIGNORS, do hereby sell, assign and transfer unto ASSIGNEE, its successors, assigns and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent that has been executed by the undersigned prior hereto or concurrently herewith on the dates indicated below and is entitled *DUAL-DOMAIN INTELLIGENT PLATFORM MANAGEMENT INTERFACE*CONTROLLER and in and to said application and all divisional applications, continuation applications, continued prosecution applications, continuation-in-part applications, substitute applications, renewal applications, reissue applications, reexaminations, extensions, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original patents, reissued patents, reexamination certificates, and extensions, that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said ASSIGNEE may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said ASSIGNEE, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional applications, continuation applications, continued prosecution applications, continuation-in-part applications, substitute applications, renewal applications, reissue applications, reexaminations, extensions and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to

said ASSIGNEE, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said ASSIGNEE, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said ASSIGNEE, its successors, assigns, and legal representatives; and

covenant with said ASSIGNEE, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

NOTE: The undersigned hereby authorize Pillsbury Winthrop LLP of the above address to insert hereon any further identification necessary or desirable for recordation of this document.

Executed on the date(s) below indicated.

•	a contract
Each Inventor: Please Sign a	nd Date Below:
12 - 11 - 20 01	PSA 91-
Date .	Name: Pete A. Hawkins

Inventor: Please also list the date that you signed the accompanying DECLARATION AND POWER OF ATTORNEY:

72-11-Date 20<u>01</u>

Inventor: Please also list the date that you signed the accompanying DECLARATION AND POWER OF ATTORNEY:

12/11 , 20**0**1

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS .
IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.